

## 1.4.2

Decimal numbers

$$1396 = 10^0 \times 6 + 10^1 \times 9 + 10^2 \times 3 + 10^3 \times 1$$

Binary numbers

$$10110_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2 + 0 \cdot 2^3 + 1 \cdot 2^4 = 22$$

↓ Least significant bit  
Most significant bit

Decimal to Binary

$$\begin{array}{rcl}
 263 & = 2 \times 131 & + 1 \\
 131 & = 2 \times 65 & + 1 \\
 65 & = 2 \times 32 & + 1 \\
 32 & = 2 \times 16 & + 0 \\
 16 & = 2 \times 8 & + 0 \\
 8 & = 2 \times 4 & + 0 \\
 4 & = 2 \times 2 & + 0 \\
 2 & = 2 \times 1 & + 0 \\
 1 & = 2 \times 0 & + 1
 \end{array}$$

$263_{10} = 100000111_2$

Binary to decimal

$$\begin{array}{rcl}
 1011011_2 & = & 1 \times 1 \\
 & & 2 \times 0 \\
 & & 4 \times 1 \\
 & & 8 \times 1 \\
 & & 16 \times 0 \\
 & & 32 \times 1 \\
 & & \hline
 & & 1 \\
 & & 4 \\
 & & 18 \\
 & & \hline
 & & 45
 \end{array}$$

26-08-2020  
Signed binary numbers

2's ways

good ↴

Bad ↵

System range

Unsigned  $[0, 2^n - 1]$ Sign/mag.  $[-2^{n-1}, 2^{n-1}]$ 2's comp  $[-2^{n-1}, 2^{n-1}]$ Binary addition

$$\begin{array}{r}
 \begin{matrix} & & 1 \\ & & \downarrow \\ \text{memory} & 010110 \\ \text{7} & + 16 \\ \hline 93 \end{matrix} \\
 \begin{matrix} & & 1 \\ & & \downarrow \\ 101 & + 011 \\ \hline 000 \end{matrix}
 \end{array}$$

Careful overflow  $\rightarrow 000$

2's complement

$$7_{10} = 0111_2$$

to get minus 7 invert all digits and add +1  
 $0111 \rightarrow 1000 \rightarrow 1001$   
 $\Rightarrow -7_{10} = 1001_2$   
 (works in reverse)

2's complement addition

$$\begin{array}{r}
 \begin{matrix} & & 1 \\ & & \downarrow \\ \text{7} & 0111 \\ \text{#} & + 1001 \\ \hline 10000 = 0 \end{matrix} \\
 \Rightarrow \text{addition works}
 \end{array}$$

ignored when 1 number is 0 then eff 0

2's comp


1000	1001	1011	1100	1101	1110	1111	0000	0001	0010	0011	0100	0101	0110	0111
1001	1010	1100	1101	1110	1111	0000	0001	0010	0011	0100	0101	0110	0111	
1100	1101	1110	1111	0000	0001	0010	0011	0100	0101	0110	0111	0000	0001	
1101	1110	1111	0000	0001	0010	0011	0100	0101	0110	0111	0000	0001	0010	0011

Sign  $\boxtimes 1111$  no -8

two different 0


# 1.5 Logic gates

NOT      BUF



$$Y = \bar{A}$$


A	Y
0	1
1	0



$$Y = A$$

A	Y
0	0
1	1


AND



$$Y = A \cdot B$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


OR



$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

XOR



$$Y = A \oplus B$$


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND

NOR


XNOR

NOR3




$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



$$Y = A \oplus \overline{B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



$$Y = \overline{A+B+C}$$


A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

# 1.6 Beneath the Digital Abstraction

$$0 \Leftrightarrow 0V \Leftrightarrow \frac{1}{2} \Leftrightarrow GND$$



$$1 \Leftrightarrow 5V \Leftrightarrow V_{DD}$$


Noise





$$NMH = V_{OH} - V_{IH}$$

$$NML = V_{IL} - V_{OL}$$




Transistors 1.7.4

gate  
s — d  
nMOS


CMOS

gates built out of transistors.  
is functionally complete

NOT

 $\neg D \rightarrow Y$ 

NAND

 $\neg D \rightarrow Y$ Power consumption

- Energy required to change capacitance ( $C$ ) to  $V_{DD}$  is  $CV_{DD}^2$


- Capacitance is changed  $\frac{1}{2}$  of the time for each frequency ( $f$ ). (1 to 0 is free)  
 $\Rightarrow$  dynamic power =  $\frac{1}{2}CV^2f$   
 $\Rightarrow$  static power =  $IV$   
 $\Rightarrow$  Total =  $\frac{1}{2}CV^2f + IV$

Chapter 2Circuits 2.1Nodes

- inputs A B C
- outputs Y Z
- instances n1

Circuit Elements

- E1, E2, E3
- all of which is a circuit



functional spec  
timing spec

Combinational

- no memory
- output is determined by inputs

Sequential

- has memory
- output determined by previous and current values of inputs

Combinational Rules

- 1 Every element is also combinational
- 2 Every node is an input or connects to exactly 1 output.
- 3 No circuit is cyclical

## Boolean Equations 2.2

Variable:  $A, B, L \dots$   
 $A \ B \ L$

Complement: Variable with a bar  
 $\bar{A}, \bar{B}, \bar{C}$

Literal: variable or complement  
 $A, \bar{A}, B, \bar{B}, L, \bar{L}$

Implicant: product of literal

$AB\bar{L}, \bar{A}L, BL$

Minterm: product that includes all variables  
 $ABL, A\bar{B}\bar{L}, \bar{A}\bar{B}L$

Maxterm: sum that includes all variables  
 $(A+\bar{B}+L), (\bar{A}+B+\bar{L}), (\bar{A}+\bar{B}+\bar{L})$

## Boolean Axioms

$$A1 \quad B=0 \text{ or } B=1$$

$$A2 \quad \bar{0}=1 \quad \bar{1}=0$$

$$A3 \quad 0 \cdot 0 = 0 \quad 1+1=1$$

$$A4 \quad 1 \cdot 1=1 \quad 0+0=0$$

$$A5 \quad 1 \cdot 0=0 \quad 1+0=1$$

## Sum of products (SOP)

- all equation can be written as SOP
- each product is a minterm

A	B	Y	Minterm
0	0	0	$\bar{A}\bar{B}$
0	1	1	$\bar{A}B$
1	0	0	$A\bar{B}$
1	1	1	$AB$

minterm of all false values.

$$\Rightarrow Y = \bar{A}B + AB$$

can be simplified

## Products of sums (POS)

- all equations can be written as POS
- each sum is a maxterm

A	B	Y	Maxterm
0	0	0	$A+B$
0	1	1	$A+B$
1	0	0	$\bar{A}+B$
1	1	1	$\bar{A}+B$

Maxterm of all false values

$$\Rightarrow Y = (A+B)(\bar{A}+B)$$

## Boolean Theorems

$$T1 \quad B \cdot 1 = B \quad B+0=B$$

Identity

$$T6 \quad B \cdot C = C \cdot B$$

$$B+C = C+B$$

commutative

$$T2 \quad B \cdot 0 = 0 \quad B+1 = 1$$

Null element

$$T7 \quad (B \cdot C) \cdot D = B(C \cdot D)$$

$$(B+C)+D = B+(C+D)$$

associativity

$$T3 \quad B \cdot B = B \quad B+B = B$$

Idempotency

$$T8 \quad B \cdot (C+D) = (B \cdot C) + (B \cdot D)$$

$$B+(C \cdot D) = (B+C)(B+D)$$

distributive

$$T4 \quad \bar{\bar{B}} = B$$

Involution

$$T9 \quad B \cdot (B+C) = B$$

$$B+(B \cdot C) = B$$

covering

$$T5 \quad B \cdot \bar{B} = 0 \quad B+\bar{B}=1$$

Complements

$$T10 \quad (B \cdot C) + (B \cdot \bar{C}) = B$$

$$(B+C)(B+\bar{C}) = B$$

combining

$$T11 \quad (BC) \cdot (\bar{B}D) + (CD) = (BC) \cdot (\bar{B}D) \quad (B+C)(B+\bar{D}) = (B+C)(\bar{B}+D)$$

consensus


## T12 DeMorgan's Law

$$\overline{B_1 \cdot B_2 \cdots B_n} = \bar{B}_1 + \bar{B}_2 + \bar{B}_3 \cdots \bar{B}_n$$

$$\overline{B_1 + B_2 \cdots B_n} = \bar{B}_1 \cdot \bar{B}_2 \cdots \bar{B}_n$$

## Bubble pushing 2.5.2

- Begin at outputs and work towards inputs
- Push bubbles back towards inputs
- Working backwards cancel out bubbles and change gates. (de' morgan)



## Dont cares (X) 2.6.1


X represents a value that is either 1 or 0 depending on your liking.

A	B	Y
0	0	0
0	1	1
1	0	X
1	1	1

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

## Floating values (Z) 2.6.2

- Z represents float/high impedance.
- It may be 0 or may be 1 or inbetween.
- Not always bad
- Allows outputs to be connected.




E	A	Y
0	0	0
0	1	1
1	0	Z
1	1	Z



## Kmaps 2.7




Simplifying Boolean equations  
3-input

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



$$Y = \overline{B}\overline{D} + BD + AB$$


exists for dimensions up to 6




Total number of minterms =  $2^{n-m}$

## Kmaps with don't cares 2.7.3

- Don't cares can be used as either 1 or 0 depending on what's needed.



## Building a multiplexer



and gates

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$\rightarrow \begin{array}{c|c} A & Y \\ \hline 0 & 0 \\ 1 & B \end{array} \quad \text{B-} \overline{\text{B}} \text{-} \boxed{A} \text{-} Y$$

or

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$\rightarrow \begin{array}{c|c} A & Y \\ \hline 0 & 0 \\ 1 & B \end{array} \quad \text{B-} \overline{\text{B}} \text{-} \boxed{A} \text{-} Y$$

## Multiplexer 2.8.1

- choose one output based on several inputs.



S - selector



Data

- number of data inputs  $s$  is equal to  $2^k$

$D_0, D_1, D_2, D_3$



S	D <sub>0</sub>	D <sub>1</sub>	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$D_0$

$D_1$

C

C

XOR gates

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$\rightarrow \begin{array}{c|c} A & Y \\ \hline 0 & B \\ 1 & \bar{B} \end{array} \quad \text{B-} \overline{\text{B}} \text{-} \boxed{A} \text{-} Y$$

Nand

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$\rightarrow \begin{array}{c|c} A & Y \\ \hline 0 & 1 \\ 1 & \bar{B} \end{array} \quad \text{B-} \overline{\text{B}} \text{-} \boxed{A} \text{-} Y$$


## Decoder 2.8.2

- N inputs  $2^N$  outputs
- binary to tally conversion
- One-hot because exactly one output is hot (on) at a time
- can also be used to make compact functions (use a max con)

$A_2$	$A_1$	$A_0$	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	...	...	...	...	0	1	0
0	0	1	1	...	...	...	...	0	1	0
0	1	0	0	1	...	...	...	0	1	0
1	0	0	0	0	1	0	1	0	0	1
1	1	0	0	0	0	1	0	1	0	0
1	1	1	1	1	1	1	1	1	1	1

## Timing 2.9

- Circuits are not ideal and require time to change
- rising edge = High to Low
- falling edge = Low to High




## Timing of Elements

	$t_{pd}$ (ps)
NOT	30
2 AND	60
3 AND	89
4 OR	90
tri AND	50
tri OR	35

Depend on:

- Different rising and falling delays
- Multiple inputs have different speeds
- temperature. High is faster.

## Critical and Short path




$t_{pd}$  is related to the critical path:  $t_{pd} = 2 \cdot t_{pd\_AND} + t_{pd\_OR}$   
 $t_{cd}$  is related to the short path:  $t_{cd} = t_{cd\_AND}$

## Sequential logic E

- Output depends on current and previous values.
- previous values is called State

## Bistable Circuit

- the circuit is stable for two values.




case 1  $Q=1 \bar{Q}=0$

case 2  $Q=0 \bar{Q}=1$

TWO states are stable

## SR-Latch




Set reset latch

S sets  $Q$  to 1

R sets  $Q$  to 0




$S+R = \text{Undefined}$




Saves every value of D whenever CLK is High.  
does not handle undefined state.




## D-Flip-flop




Saves Value of Q to the value of D every Edge (either rising or falling)



## Registers



## Enabled flip-flops



$E=1 \Rightarrow$  retains value if D passes through.  
 $E=0 \Rightarrow$  retains value of Q

## Reset flip-flops



Synchronous  $\rightarrow$  resets with clock

Asynchronous  $\rightarrow$  reset immediately

## Settable flip flop




$S=1 \rightarrow Q \text{ set to } 1$

$S=0 \rightarrow \text{normal flip flop}$

# Flip Flops (extra Lecture)


## D Flip-Flop



sets value of Q to value of D at rising edge

D	Q	$Q^+$
0	0	0
0	1	0
1	0	1
1	1	1

only on  
clk rising  
edge




= rising edge  
 = falling edge

S	R	Q	$\bar{Q}$
0	0	Q <sub>0</sub>	$\bar{Q}_0$
0	1	0	1
1	0	1	0
1	1	X	X

undefined


## JK flip flop



J	K	$Q^+$
0	0	0
0	1	0
1	0	1
1	1	Q <sub>0</sub>

Like an SR-FF but 11 is now defined as a toggle of Q.

## T - Flip flop




toggles every time T is on

T	Q
0	Q

## Synchronous logic design 3.3

- all circuits that are not combinational are sequential

- Problematic function



- synchronous sequential circuits breaks cyclic paths by inserting registers.  
↳ contains the state of the machine.

## Finite State machine (FSM) 3.4

- consists of:


↳ Combinational logic:

↳ Computes the next state  
↳ Computes the output

↳ State registers

↳ Stores current state  
↳ Loads next state at clock  
↳  $2^n$  states where  $n$  is the number of registers

$z = \text{output}$   $w = \text{input}$   $A, B, C = \text{state}$




## Rules of synchronous Sequential Circuits


- Every element is either a register or a combinational circuit.
- at least one register in circuit
- all registers share clock
- every cyclic path has at least one register

Two types

Moore FSM



Mealy FSM



### State transition Table


Present state	Next state		Output
	w=0	w=1	
A	A	B	0
B	A	C	0
C	A	C	1

### Encoded Transition Table


Present state	Next state		Output
	w=0	w=1	
A=00	Y <sub>2</sub> Y <sub>1</sub>	Y <sub>2</sub> Y <sub>1</sub> '	0
B=01	Y <sub>2</sub> Y <sub>1</sub>	Y <sub>2</sub> Y <sub>1</sub> '	0
C=11	Y <sub>2</sub> Y <sub>1</sub>	Y <sub>2</sub> Y <sub>1</sub> '	1
X=10	XX	XX	X

$$Y_2 Y_1 = f(Y_2, Y_1, w)$$

$$z = f(y_2, y_1)$$



## Schematic



## Timing

The state  $D$  of a must be stable at the CLK pulse.

### setup time

$t_{\text{setup}} = \text{time before clk edge that } D \text{ must be stable}$


### Hold time

$t_{\text{hold}} = \text{time after clk edge that } D \text{ must be stable}$

### Aperture time

$t_{\text{setup}} + t_{\text{hold}}$   
the total time that  $D$  needs to be stable

## CLK




Synchronous Circuits must be stable in the  $t_a$  time

## Dynamic Discipline



Due to the timing of CL, a max and min delay of CLK is needed

$$\text{Frequency } f_c = \frac{1}{T_c}$$




There must be enough time to setup next CLK edge  
 $\Rightarrow T_c \geq t_{\text{pd}} + t_{\text{pd}} + t_{\text{setup}}$   
 $\Rightarrow t_{\text{pd}} \leq T_c - (t_{\text{pd}} + t_{\text{setup}})$

There must be enough time to hold  $Q$  before it begins changing  
 $\Rightarrow t_{\text{hold}} < t_{\text{pd}} + t_{\text{pd}}$   
 $\Rightarrow t_{\text{pd}} > t_{\text{hold}} - t_{\text{pd}}$

## Clock skew

There may be delay between each register's clock pulse (edge)



This affects the time dynamics.

$$\Rightarrow T_c \geq t_{pq} + t_{pd} + t_{setup} + t_{skew}$$

$$t_{pd} \leq T_c - (t_{pq} + t_{setup} + t_{skew})$$


$$\Rightarrow t_{cq} + t_{cd} > t_{hold} + t_{skew}$$

$$t_{cd} > t_{hold} + t_{skew} = t_{cq}$$

## Parallelism


### Spacial parallelism

Multiple workers



### Temporal parallelism

Task split into parallel subtasks




Token - group of inputs processed into outputs

Latency - Time taken for one token to be processed

Throughput - Number of tokens per unit time

## Asynchronous Design



## Drawbacks of synchronous Design

While synchronous circuits are easy to build and look at and analyze, they also are: A lot slower.

- 80% of paths only use 20% of the CLK time

## Drawbacks of asynchronous Design

- A lot harder to analyze
- Harder to manufacture
- Harder to design
- Hazards are problems when the circuit gets stuck.


## Asynchronous State Machines

Only one signal in a circuit may change its value at a time.


Golden rule listed above.

An asynchronous state machine is a state machine without flip-flops and only with combination logic also known as flow table

Assigned state table	
Present	next state
00 A	00 A 01 A 11 B
01 B	00 B 01 A 10 B



### Asynchronous S-R latch



Truth table

Y	S	R	Y <sup>+</sup>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

also called excitation table

State table

Present state Y	next state Y <sup>+</sup>
00	00
01	01
11	11
10	10

circled stable states

Nonstable states can also be don't cares.

The state may often transition to another state via an unstable state.

### Summary of Asynchronous Circuits Analysis


- 1) Replace feedbacks in circuits with  $Y^+$   $\Delta$   $y$  element.
- 2) Find expression for next state  $Y^+ = A + B + y$
- 3) Setup excitation table
- 4) Setup flow table
- 5) Setup/draw a state diagram.

# Flow Table

Since only one input  
can change at a time  
Some transitions are  
impossible.

Present State	next state from yellow $\Rightarrow$				Qd
	00	01	11	10	
S1	S1	S1	S3	S1	0
S2	S1	S2	S4	S2	1
S3	S4	S4	S4	S2	1
S4	S4	S4	S3	S1	0

one input change  
is one step L or R  $\Rightarrow$   
cannot be reached




Note:  
there are  
no S1-S4 or  
S3-S2 trans.  
since that would  
require two changes!

# Design of Asynchronous Circuits

- 1) Create a state diagram
- 2) Create a flow table
- 3) Assign codes and create an excitation table
- 4) Determine expressions from K-map
- 5) Construct a circuit, safe for hazards

Example: Serial parity generator  $(\%2) \bmod 2$

Conditions:  $x$  - input  
 $z$  - output  
 $z=1$  iff number of x-pulses is odd  
 $z=0$  iff number of x-pulses is even



Note that x is being read continuously

Current State	Next State		Z
	x=0	x=1	
A	B	A	0
B	C	B	1
C	D	C	1
D	A	D	0

## 4 Draw K-map


$$\begin{array}{c}
 \begin{array}{cc}
 Y_1 & Y_0 \\
 \begin{array}{ccccc}
 x & 00 & 01 & 11 & 10 \\
 \begin{array}{ccccc}
 0 & 0 & 1 & 1 & 0 \\
 1 & 0 & 0 & 0 & 1
 \end{array}
 \end{array}
 \end{array} \\
 \Rightarrow Y_1^+ = \bar{x}Y_1 + xY_0 \quad Y_0^+ = \bar{x}Y_1 + xY_0 \\
 Z = Y_0 \text{ (trivial)}$$

$$\begin{array}{cc}
 Y_1 & Y_0 \\
 \begin{array}{cc}
 0 & 0 & 1 \\
 1 & 0 & 1
 \end{array}
 \end{array} \\
 Z = Y_0$$


Current State	Next State		Z
	x=0	x=1	
00	00	01	0
01	01	11	1
11	11	10	0
10	00	10	0

$$\begin{aligned}
 A &= 00 \\
 B &= 01 \\
 C &= 11 \\
 D &= 10
 \end{aligned}$$

## 5 Build circuit





## Hazards (more on that later)



$$Y_1^+ = \bar{X}Y_0 + \boxed{Y_1Y_0} + XY_1$$

$$Y_0^+ = X\bar{Y}_1 + \boxed{\bar{Y}_1Y_0} + \bar{X}Y_0$$



In addition to the orange circles, the pink ones are needed to ensure there are no glitches in the  $x=0 \leftrightarrow x=1$  transition.


$z$  — the shift from  $z$  to  $\bar{z}$   
 $x$  — is not a single edge

## State Encoding

Since there can't be two changes at once the Hamming distance of two states between which there is a transition must equal 1.


The smallest number of bits that two numbers differ.  
 eg:  $11 \rightarrow 10 = 1$   
 $11 \rightarrow 00 = 2$   
 $11 \rightarrow 11 = 0$

in short, no crosses in state diagram





## Unused states

When the number of states is not a power of 2, there may be transitions with a Hamming distance greater than 1. Then you must take use of unused states.



More dimensions can be introduced to name more states and prevent invalid transitions




It's a cube  
basically

## More on Hazards

Hazards can be static or dynamic. They should be avoided!


### Static Hazards



When transferring between states where the output is meant to be constant, it glitches.


Hence to avoid static

Hazards, all adjacent 1s in the K-map must be covered beware of packman adjacent ones.




Glitch free

### Dynamic Hazard




Dynamic hazards occur when switching states to a state with different output and the output changes more than once



### Glitches

There are also glitches that are NOT Hazards.

Present State $y_2\ y_1$	next state $x_0\ x_1$	Output
00	00	1
01	01	0
11	01	1
10	11	0





As the input x goes to 1 from 0 or vice versa, the circuit goes through unstable states with different outputs causing a glitch. This is not a hazard, and may be intentional.


# Module 4 (chapter 5)

## Arithmetic Circuits

### 1 bit adders



A full adder can also be constructed from two half adders and an OR gate.



### Multibit Adder


3 types:

Ripple carry slow

Carry lookahead fast

Carry select inbetween

### Ripple carry:




The carry needs to propagate through every single one of the 32 full adders. And that takes a lot of time. Hence it is slow.

The only positive is that it is easy to build and does not require a lot of gates.

$$t = N \cdot t_{\text{full adder}}$$


Number of bits

### Carry lookahead:



each block directly computes  $C_{out}$  so that less calculation is done sequentially.


### Carry select adder:



Calculates parts of the addition in parallel ahead of time for carry in. Equal to both 1 and 0 and feeds  $C_{in}$  into a MUX to decide between the two.


$$t = t_{pg} + t_{pg\_blocks} + (Nk + f)t_{AND\_OR}$$

# Subtractor




$A - B = A + (-B)$   
so write B as  $-B$   
by taking  $2^{\text{ns}}$   
complement by inverting  
each bit and adding  
one (done through the carry)

# Adder and subtracter




add/subtract  
add = 0  
subtract = 1


## Comparator: equal



## Comparator: less than




## Zero



## ALU (arithmetic logic unit)

Add	00
Subtract	01
Bitwise AND	10
Bitwise OR	11




## ALU flags:

N - Negative result

Z - Result is zero

C - Positive Carry out


V - Adder overflow  
 $\text{So } \text{is too similar to zero the number}$



## Counter

A synchronous circuit that increments by one each rising edge.

000  $\rightarrow$  001  $\rightarrow$  010  $\rightarrow$  011 ...




## Different Bit Shift

Logical shift:  
when shifting the new bits are filled with zeros.

$11001 \gg 2 =$

00110

two rows 2 zeros  
(shift amount)




Arithmetic shift:

Right shift copies MSB, Left Shift is the same as logical.

$11001 \gg 2 =$

1100 1110

$11001 \ll 2 =$   
00100 zeros



Rotator:

Rotates MSB to LSB. Quite easy


$11001 \gg 2 =$

01110

$11001 \ll 2 =$   
00111

## Shift Register

Shifts all bits to left or right every clk rising edge.  
(can be used as a serial to parallel converter)




$S_{in}$  determines what is filled

$S_{out}$  takes the value what comes out.

## Shift Register w/ Parallel Load

Load = 1 acts as normal N-bit register  
Load = 0 acts as a shift register



## Binary multiplication

Multiplying with  $2^n$  is equivalent to a shift by  $N$ .


$$5 \cdot 2^3 = 40$$

$$101 \cdot 1000 \xrightarrow{\text{shift}} 101000$$

Hence binary multiplication is the sum of multiplications of two.

$$\begin{array}{r}
 230 \\
 \times 42 \\
 \hline
 460 \\
 920 \\
 \hline
 9660
 \end{array}
 \quad
 \begin{array}{r}
 0101 \\
 \times 0111 \\
 \hline
 000 \\
 101 \\
 011 \\
 \hline
 100011
 \end{array}$$

### 4x4 multiplier



It's kinda complicated....

## Binary division


Continually subtract  $2^n$  denominator from the numerator until the remainder is less than the numerator.

$$101101 \div 011 = 1111$$

$$\begin{array}{r}
 1111 \\
 | \\
 101101 \\
 - (11) \\
 \hline
 10101 \\
 - (11) \\
 \hline
 1001 \\
 - (11) \\
 \hline
 11 \\
 - (11) \\
 \hline
 0
 \end{array}$$

quotient

Remainder



Basically it uses lot of these

# Representing fractions in binary

## Fixed Point:

Add our imaginary comma between numbers.

$\begin{array}{r} 1 \\ \hline 0101.1101 \end{array}$

$$\begin{aligned} 2^2 &= 4 \\ 2^0 &= 1 \\ 2^{-1} &= .5 \\ 2^{-2} &= .25 \\ 2^{-4} &= .125 \\ \hline &= 6.875 \end{aligned}$$

This cannot represent all fractions, but can come close.

Addition happens as you expect it to.

## Floating Point:

Similar to scientific notation, but in the form

$$1.0110 \times 2^{127}$$

In general  
+  $M \times 2^E$   
sign | exponent  
Mantissa



### Special cases

Number	E	M
0	X	00000 00000...
$\infty$	0	11111 00000...
$-\infty$	1	11111 00000...
NaN	X	Not zero

## Float to Decimal:

### 1) Convert to binary

$$116_{10} = 1110100_2 = m \quad \text{don't confuse } M \text{ with } m$$

### 2) Find exponent

$$1110100_{10} \Rightarrow e=6 \quad \text{don't confuse } e \text{ with } E$$

### 3) fill in the binary float:

$$S=0 \text{ if +, } S=1 \text{ if -}$$

$$E \text{ is normalized to 127}$$

$$\text{so } E=e+127$$

$$\Rightarrow E=127+6=133$$

$$=10000101$$

M the first 1 of m is implied so it is not included And m is shifted left until m has 23 digits

$$\Rightarrow M=m_{5:0} \ll 17$$

$$M=110100\ 0000000\ 00000000000$$

$$\Rightarrow 116 = \underline{S} \underline{E} \underline{M}$$

## Floating point multiplication

$$a = a_{\text{frac}} \cdot 2^{a_{\text{exp}}}$$

$$b = b_{\text{frac}} \cdot 2^{b_{\text{exp}}}$$

$$c = ab = a_{\text{frac}} \cdot b_{\text{frac}} \cdot 2^{a_{\text{exp}} + b_{\text{exp}}}$$

## Roundoff

floats can only represent some of the numbers, hence rounding is needed.  
there is:

Down

Up

toward zero

to nearest.