

1.4.2

Decimal numbers

$$1396 = 10^0 \times 6 + 10^1 \times 9 + 10^2 \times 3 + 10^3 \times 1$$

Binary numbers

$$10110_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2 + 0 \cdot 2^3 + 1 \cdot 2^4 = 22$$

Most significant bit (left), Least significant bit (right)

Decimal to Binary

$$\begin{aligned} 263 &= 2 \times 131 + 1 \\ 131 &= 2 \times 65 + 1 \\ 65 &= 2 \times 32 + 1 \\ 32 &= 2 \times 16 + 0 \\ 16 &= 2 \times 8 + 0 \\ 8 &= 4 \times 2 + 0 \\ 4 &= 2 \times 2 + 0 \\ 2 &= 2 \times 1 + 0 \\ 1 &= 2 \times 0 + 1 \end{aligned}$$

$$263_{10} = 100000111_2$$

Binary to decimal

$$101101_2 = \begin{array}{r} 1 \times 1 \\ 2 \times 0 \\ 4 \times 1 \\ 8 \times 1 \\ 16 \times 0 \\ 32 \times 1 \\ \hline 1 \\ 4 \\ 8 \\ 32 \\ \hline 45 \end{array}$$

26-08-2020

Signed binary numbers

| System    | Range                     |
|-----------|---------------------------|
| Unsigned  | $[0, 2^n - 1]$            |
| Sign/mag. | $[-2^{n-1}, 2^{n-1}]$     |
| 2's comp  | $[-2^{n-1}, 2^{n-1} - 1]$ |

2 ways

good  $\downarrow$

Bad  $\downarrow$

Binary addition

$$\begin{array}{r} \overset{\text{memory}}{\cancel{7}} \quad \overset{1}{1} \\ 7 \quad 010110 \\ + 16 \quad 001100 \\ \hline 93 \quad 100010 \end{array}$$

Careful overflow  $\rightarrow$   $\boxed{000}$

2's complement

$$7_{10} = 0111_2$$

to get minus 7 invert all digits and add +1

$$0111 \rightarrow 1000 \rightarrow 1001$$

$$\Rightarrow -7_{10} = 1001_2$$

(works in reverse)

Sign/magnitude numbers

first digit shows if + or -

$$+7 = 0111_2$$

$$-7 = 1111_2$$

means  $\ominus$

However:

$$\begin{array}{r} 00111 \\ + 01111 \\ \hline 10110 \neq 0 \end{array}$$

$\Rightarrow$  addition does not work



2's complement addition

$$\begin{array}{r} 7 \quad 0111 \\ + 7 \quad 1001 \\ \hline 10000 \end{array}$$

$10000 = 0 \Rightarrow$  addition works

ignored when 1 number is  $\oplus$  and other  $\ominus$

Sign

$$\boxed{\otimes} 1111 \text{ no } -8$$

$$\begin{array}{r} 1110 \quad 1100 \quad 1010 \quad 0000 \\ 1101 \quad 1011 \quad 1001 \quad 1000 \\ \hline 0010 \quad 0010 \quad 0100 \quad 0110 \\ 0011 \quad 0101 \quad 0111 \end{array}$$

two different 0

# 1.5 Logic gates

NOT

BUF

AND

OR

XOR



$$Y = \bar{A}$$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |



$$Y = A$$

| A | Y |
|---|---|
| 0 | 0 |
| 1 | 1 |



$$Y = A \cdot B$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



$$Y = A + B$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



$$Y = A \oplus B$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NAND

NOR

XNOR

NOR3



$$Y = \overline{A \cdot B}$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



$$Y = \overline{A + B}$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



$$Y = \overline{A \oplus B}$$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



$$Y = \overline{A + B + C}$$


| A | B | C | Y |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

# 1.6 Beneath the Digital Abstraction

$$0 \Leftrightarrow 0V \Leftrightarrow \bar{1} \Leftrightarrow GND$$

$$1 \Leftrightarrow 5V \Leftrightarrow V_{DD}$$



Noise






Input is a greater range to account for noise.

$$NMH = V_{OH} - V_{IH}$$

$$NML = V_{IL} - V_{OL}$$






# Transistors 1.7.4



## CMOS

gates built out of transistors. is functionally complete



## Power consumption

- Energy required to charge capacitance (C) to  $V_{DD}$  is  $\frac{1}{2} C V_{DD}^2$
- Capacitance is changed  $\frac{1}{2}$  of the time for each frequency (f). (1 to 0 is free)
- $\Rightarrow$  dynamic power =  $\frac{1}{2} C V_{DD}^2 f$
- $\Rightarrow$  static power =  $I V$
- $\Rightarrow$  Total =  $\frac{1}{2} C V_{DD}^2 f + I V$

## Chapter 2


### Circuits 2.1

#### Nodes

- inputs A, B, C
- outputs Y, Z
- internal n1

#### Circuit Elements

- E1, E2, E3
- all of which is a circuit



functional spec  
timing spec

#### Combinational

- no memory
- output is determined by inputs

#### Sequential

- has memory
- output determined by previous and current values of inputs

#### Combinational rules

- 1 every element is also combinational
- 2 every node is an input or connects to exactly 1 output.
- 3 no circuit is cyclical

# Boolean Equations 2.2

Variable:  $A, B, C, \dots$

Complement: variable with a bar  
 $\bar{A}, \bar{B}, \bar{C}$

Literal: variable or complement  
 $A, \bar{A}, B, \bar{B}, C, \bar{C}$

Implicant: product of literal  
 $ABC, \bar{A}C, BC$

Minterm: product that includes all variables  
 $ABC, AB\bar{C}, \bar{A}BC$

Maxterm: sum that includes all variables  
 $(A+\bar{B}+C), (\bar{A}+B+\bar{C}), (\bar{A}+\bar{B}+\bar{C})$

## Boolean axioms

- A1  $B=0$  or  $B=1$
- A2  $\bar{\bar{0}}=1$   $\bar{\bar{1}}=0$
- A3  $0 \cdot 0 = 0$   $1 + 1 = 1$
- A4  $1 \cdot 1 = 1$   $0 + 0 = 0$
- A5  $1 \cdot 0 = 0$   $1 + 0 = 1$

## Boolean Theorems

- T1  $B \cdot 1 = B$   $B + 0 = B$  Identity
- T2  $B \cdot 0 = 0$   $B + 1 = 1$  Null element
- T3  $B \cdot B = B$   $B + B = B$  Idempotency
- T4  $\bar{\bar{B}} = B$  Involution
- T5  $B \cdot \bar{B} = 0$   $B + \bar{B} = 1$  Complements
- T6  $B \cdot C = C \cdot B$   $B + C = C + B$  commutative
- T7  $(B \cdot C) \cdot D = B \cdot (C \cdot D)$   $(B + C) + D = B + (C + D)$  associative
- T8  $B \cdot (C + D) = (B \cdot C) + (B \cdot D)$   $B + (C \cdot D) = (B + C)(B + D)$  distributive
- T9  $B \cdot (B + C) = B$   $B + (BC) = B$  covering
- T10  $(B \cdot C) + (B \cdot \bar{C}) = B$   $(B + C)(B + \bar{C}) = B$  combining
- T11  $(BC) + (\bar{B}D) + (CD) = (BC) + (\bar{B}D)$   $(B + C)(\bar{B} + D)(C + D) = (B + C)(\bar{B} + D)$  consensus

## T12 DeMorgan's Law

$$\overline{B_1 \cdot B_2 \cdot \dots \cdot B_n} = \bar{B}_1 + \bar{B}_2 + \bar{B}_3 + \dots + \bar{B}_n$$

$$\overline{B_1 + B_2 + \dots + B_n} = \bar{B}_1 \cdot \bar{B}_2 \cdot \dots \cdot \bar{B}_n$$

## Sum of products (SOP)

- all equation can be written as SOP
- each product is a minterm

| A | B | Y | Minterm          |
|---|---|---|------------------|
| 0 | 0 | 0 | $\bar{A}\bar{B}$ |
| 0 | 1 | 1 | $\bar{A}B$       |
| 1 | 0 | 0 | $A\bar{B}$       |
| 1 | 1 | 1 | $AB$             |

minterms of all false values.

$$\Rightarrow Y = \bar{A}B + AB$$

can be simplified

## Products of sums (POS)

- all equations can be written as POS
- each sum is a maxterm

| A | B | Y | Maxterm           |
|---|---|---|-------------------|
| 0 | 0 | 0 | $A+B$             |
| 0 | 1 | 1 | $A+\bar{B}$       |
| 1 | 0 | 0 | $\bar{A}+B$       |
| 1 | 1 | 1 | $\bar{A}+\bar{B}$ |

Maxterm of all false values


$$\Rightarrow Y = (A+B)(\bar{A}+\bar{B})$$



# Bubble pushing 2.5.2

- Begin at outputs and work towards inputs
- Push bubbles back towards inputs
- Working backwards cancel out bubbles and change gates. (de Morgan)

$$\overline{((\overline{A+B}) \cdot C) \cdot D}$$



1

simplified



2

De Morgan  
Nand =  $\overline{AB} = \overline{\overline{A+B}} = \overline{\overline{A} + \overline{B}}$



3

double negative

De Morgan



4


## Don't cares (X) 2.6.1

X represents a value that is either 1 or 0 depending on your liking.

|   |   |   |
|---|---|---|
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | X |
| 1 | 1 | X |

## Floating values (Z) 2.6.2



- Z represents float/high impedance.
- It may be 0 or may be 1 or inbetween.
- Not always bad
- Allows outputs to be connected.




## Kmaps 2.7

simplifying Boolean equations

|   |   |   |   |
|---|---|---|---|
| A | B | C | Y |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |



$$Y = \overline{B}D + BD + AB$$




E=0

E=1


The E dimension

exists for dimensions up to 6




# Kmaps with don't cares 2.7.3

- Don't cares can be used as either 1 or 0 depending on what's needed.



# Building a multiplexer



# Building other gates


and gates

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



or

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



# Multiplexer 2.8.1

- choose one output based on several inputs.




| S | D <sub>0</sub> | D <sub>1</sub> | Y |
|---|----------------|----------------|---|
| 0 | 0              | 0              | 0 |
| 0 | 0              | 1              | 1 |
| 0 | 1              | 0              | 0 |
| 0 | 1              | 1              | 1 |
| 1 | 0              | 0              | 0 |
| 1 | 0              | 1              | 0 |
| 1 | 1              | 0              | 1 |
| 1 | 1              | 1              | 1 |

Annotations: The first two rows are grouped as D<sub>0</sub>, and the last two rows are grouped as D<sub>1</sub>.


Data

- number of data inputs is equal to 2<sup>|S|</sup>




xor gates

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |




Nand

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |




## Decoder 2.8.2

- $N$  inputs  $2^N$  outputs
- binary to tally conversion
- one-hot because exactly one output is hot (on) at a time
- can also be used to make compact function (like a mux con)



## Timing 2.9


- Circuits are not ideal and require time to change
- rising edge = High to Low
- falling edge = Low to High



Depend on:

- Different rising and falling delays
- Multiple inputs have different speeds
- temperature. High is faster.

## Critical and Short path



$t_{pd}$  is related to the critical path:  $t_{pd} = 2 \cdot t_{pd\_AND} + t_{pd\_OR}$

$t_{cd}$  is related to the short path:  $t_{cd} = t_{cd\_AND}$

## Timing of Elements

|            | $t_{pd}$ (PS) |
|------------|---------------|
| NOT        | 30            |
| 2 AND      | 60            |
| 3 AND      | 80            |
| 4 OR       | 90            |
| tri A to Y | 50            |
| tri E to Y | 35            |

# Sequential Logic E


- Output depends on current and previous values.
- previous values is called state

## Bistable Circuit

- the circuit is stable for two values.




## SR-Latch




Set reset latch  
S sets Q to 1  
R sets Q to 0



$S+R = \text{Undefined}$




## D-Latch




Saves every value of D whenever while CLK is High. does not have undefined state.




## D-Flip-Flop




Saves value of Q to the value of D every Edge (either rising or falling)



## Registers




## Enabled flip-flops



$E=1 \Rightarrow$  retains value & D passes through.  
 $E=0 \Rightarrow$  retains value of Q

## Reset flip-flops



Synchronous  $\rightarrow$  resets with clock  
Asynchronous  $\rightarrow$  reset immediately

## Settable flip flop




$S=1 \rightarrow$  Q set to 1  
 $S=0 \rightarrow$  normal flip flop



# Flip Flops (extra Lecture)

## D Flip-Flop




sets value of Q to value of D at rising edge

| D | Q | Q <sup>+</sup> |
|---|---|----------------|
| 0 | 0 | 0              |
| 0 | 1 | 0              |
| 1 | 0 | 1              |
| 1 | 1 | 1              |


only on clk rising edge

## SR-Flip Flop (master-slave flip flop)




| S | R | Q | Q <sup>+</sup> |
|---|---|---|----------------|
| 0 | 0 | 0 | Q <sub>0</sub> |
| 0 | 1 | 0 | 1              |
| 1 | 0 | 1 | 0              |
| 1 | 1 | X | X              |

undefined




## JK flip flop



| J | K | Q <sup>+</sup> |
|---|---|----------------|
| 0 | 0 | 0              |
| 0 | 1 | 0              |
| 1 | 0 | 1              |
| 1 | 1 | Q <sub>0</sub> |

Like an SR-FF but 11 is now defined as a toggle of Q.

## T-Flip flop



toggles every time


| T | Q   | Q <sup>+</sup> |
|---|-----|----------------|
| 0 | 0/1 | Q              |
| 1 | 0/1 | Q-bar          |

T is on

# Synchronous logic design 3.3

all circuits that are not combinational are sequential

Problematic function



synchronous sequential circuits

breaks cyclic paths by inserting registers.

↳ contains the state of the machine.

# Finite State machine (FSM) 3.4

consists of:


↳ Combinational logic:

- ↳ computes the next state
- ↳ computes the output

↳ State registers

- ↳ stores current state
- ↳ loads next state at clock
- ↳  $2^n$  states where  $n$  is the number of registers

$z$  = output  $w$  = input  $A, B, C$  = state




# Rules of synchronous sequential circuits


- 1) Every element is either a register or a combinational circuit.
- 2) at least one register in circuit
- 3) all registers share clock
- 4) every cyclic path has at least one register

Two types

Moore FSM



Meady FSM



## State transition Table

| Present state | Next state |     | output |
|---------------|------------|-----|--------|
|               | w=0        | w=1 |        |
| A             | A          | B   | 0      |
| B             | A          | C   | 0      |
| C             | A          | C   | 1      |

## Encoded transition Table

| Present state | Next state    |               | output z |
|---------------|---------------|---------------|----------|
|               | $Y_2 Y_1$ w=0 | $Y_2 Y_1$ w=1 |          |
| A=00          | 00            | 01            | 0        |
| B=01          | 00            | 10            | 0        |
| C=11          | 00            | 10            | 1        |
| x=10          | xx            | xx            | x        |

Kmap

| w | $Y_2 Y_1$ |    |    |    |
|---|-----------|----|----|----|
|   | 00        | 01 | 11 | 10 |
| 0 | 0         | 0  | x  | 0  |
| 1 | 1         | 0  | x  | 0  |


| w | $Y_2 Y_1$ |    |    |    |
|---|-----------|----|----|----|
|   | 00        | 01 | 11 | 10 |
| 0 | 0         | 0  | x  | 0  |
| 1 | 0         | 1  | x  | 1  |

$$Y_2 Y_1 = f(y_2, y_1, w)$$

$$z = f(y_2, y_1, w)$$

| $y_2$ | $y_1$ |   |
|-------|-------|---|
|       | 0     | 1 |
| 0     | 0     | 0 |
| 1     | 1     | x |

# Schematic



## Timing

The state  $D$  of  $D$  must  $clk$  be stable at the  $clk$  pulse.

### setup time

$t_{setup}$  = time before  $clk$  edge that  $D$  must be stable

### Hold time

$t_{hold}$  = time after  $clk$  edge that  $D$  must be stable.

### Aperture time

$t_{setup} + t_{hold}$  the total time that  $D$  needs to be stable

## CLK



Synchronous circuits must be stable in the  $t_a$  time

### Propagation delay

$t_{pcq}$  = time from  $clk$  edge to when  $q$  is stable again


### Contamination delay

$t_{ccq}$  = time taken for  $q$  to start changing (become unstable) after  $clk$  edge

## Dynamic Discipline



Due to the timing of  $CL$ , a max and min delay of  $clk$  is needed




Frequency  $f_c = \frac{1}{T_c}$

There must be enough time to setup next  $clk$  edge  
 $\Rightarrow T_c \geq t_{pcq} + t_{pd} + t_{setup}$   
 $\Rightarrow t_{pd} \leq T_c - (t_{pcq} + t_{setup})$

There must be enough time to hold  $Q$  before it begins changing  
 $\Rightarrow t_{hold} < t_{ccq} + t_{cd}$   
 $\Rightarrow t_{cd} > t_{hold} - t_{ccq}$

# Clock skew

There may be delay between each register's clock pulse (edge)



This affects the time dynamics.

$$\Rightarrow T_c \geq t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$

$$t_{pd} \leq T_c - (t_{pcq} + t_{setup} + t_{skew})$$

$$\Rightarrow t_{ccq} + t_{cd} > t_{hold} + t_{skew}$$

$$t_{cd} > t_{hold} + t_{skew} - t_{ccq}$$

# Parallelism

## spacial parallelism

Multiple workers



throughput doubled

## Temporal parallelism

Task split into parallel subtasks



faster throughput


can be used together

Token - group of inputs processed into outputs

Latency - Time taken for one token to be processed

Throughput - Number of tokens per unit time

# Asynchronous Design



## Drawbacks of synchronous Design

- While synchronous circuits are easy to build and look at and analyze, they also are: A lot slower.
- 80% of paths only use 20% of the clk time

## Drawbacks of asynchronous Design

- A lot harder to analyze
- Harder to manufacture
- Harder to design
- Hazards are problems when the circuit gets stuck.



# Asynchronous state Machines

Only one signal in a circuit may change its value at a time.

Golden rule listed above.

An asynchronous state machine is a state machine without flip flops and only with combination logic

also known as flow table

assigned state table

| Present | next state |    |    |    | output |
|---------|------------|----|----|----|--------|
|         | 00         | 01 | 11 | 10 |        |
| A       | A          | A  | A  | B  | 0      |
| B       | B          | A  | A  | B  | 1      |

Truth table

| Y | S | R | Y <sup>+</sup> |
|---|---|---|----------------|
| 0 | 0 | 0 | 0              |
| 0 | 0 | 1 | 0              |
| 0 | 1 | 0 | 1              |
| 0 | 1 | 1 | 0              |
| 1 | 0 | 0 | 0              |
| 1 | 0 | 1 | 0              |
| 1 | 1 | 0 | 1              |
| 1 | 1 | 1 | 0              |

also called excitation table

State table

| Present state Y | next state Y <sup>+</sup> |    |    |    |
|-----------------|---------------------------|----|----|----|
|                 | 00                        | 01 | 11 | 10 |
| 0               | 0                         | 0  | 0  | 1  |
| 1               | 1                         | 0  | 0  | 1  |


a state is stable iff  $Y(t) = Y(t+\Delta)$   
 $\Leftrightarrow Y = Y^+$

circled stable states.

Nonstable states can also be don't cares.


The state may obtain transition to another state via an unstable state.

## Asynchronous S-R latch



Delay is only for all states  
 $Y^+$  and  $Y$  may be different  
 But only stable when equal

Moore:



mealy



## Summary of Asynchronous circuits Analysis

- 1) Replace feedbacks in circuits with  $Y^+ \Delta Y$  element.
- 2) Find expression for next state  $Y^+ = A + B + Y$
- 3) setup excitation table
- 4) setup flow table
- 5) setup/draw a state diagram.


# Flow Table

Since only one input can change at a time  
Some transitions are impossible.

one input change is one step L or R  $\Rightarrow$

| Present State | 00 | 01 | 11 | 10 | Q |
|---------------|----|----|----|----|---|
| S1            | S1 | S1 | S3 | S1 | 0 |
| S2            | S1 | S4 | S2 | S2 | 1 |
| S3            | S4 | S4 | S4 | S2 | 1 |
| S4            | S4 | S4 | S3 | S1 | 0 |

cannot be reached from  $\uparrow$




Note: there are no S1-S4 or S3-S2 transitions since that would require two changes.

## Design of Asynchronous Circuits

- 1) Create a state diagram
- 2) create a flow table
- 3) Assign codes and create an excitation table
- 4) Determine expressions from K-map
- 5) construct a circuit safe for Hazards

Example: Serial parity generator  $(\%2) \text{ mod } 2$

Conditions: X - input  
z - output  
z=1 iff number of X pulses is odd  
z=0 iff number of X pulses is even



Note that x is being read continuously

### 2 Flow table

| Current state | next state |     | z |
|---------------|------------|-----|---|
|               | x=0        | x=1 |   |
| A             | A          | B   | 0 |
| B             | C          | B   | 1 |
| C             | C          | D   | 1 |
| D             | A          | D   | 0 |

### 3 Assign codes (graycode is best)

| Current state | Next state |     | z |
|---------------|------------|-----|---|
|               | x=0        | x=1 |   |
| 00            | 00         | 01  | 0 |
| 01            | 11         | 01  | 1 |
| 11            | 11         | 10  | 1 |
| 10            | 00         | 10  | 0 |

A=00  
B=01  
C=11  
D=10


### 4 Draw k-map



$\Rightarrow Y_1^+ = \bar{x}y_1 + xy_0$   
 $Y_0^+ = \bar{x}y_1 + x\bar{y}_0$   
 $z = y_0$  (trivial)




### 5 Build circuit




Done!  
(or so you thought)  
See hazards on next page

# Hazards (more on that later)



$$Y_1^+ = \bar{x}y_0 + y_1y_0 + xy_1$$

$$Y_0^+ = x\bar{y}_1 + \bar{y}_1y_0 + \bar{x}y_0$$



In addition to the orange circles, the pink ones are needed to ensure there are no glitches in the  $x=0 \leftrightarrow x=1$  transition.




# State Encoding

Since there can't be two changes at once the Hamming distance of two states between which there is a transition must equal 1.

The smallest number of bits that two numbers differ.  
 eg:  $11 \rightarrow 10 = 1$   
 $11 \rightarrow 00 = 2$   
 $11 \rightarrow 11 = 0$


in short, no crosses in state diagram




# Unused states

When the number of states is not a power of 2, there may be transitions with a Hamming distance greater than 1. then you must take use of unused states.

| current state | next state |    |    |    | Q |
|---------------|------------|----|----|----|---|
|               | 00         | 01 | 11 | 10 |   |
| A             | A          | B  | -  | C  | 0 |
| B             | A          | B  | B  | C  | 1 |
| C             | A          | B  | E  | F  | 1 |




|   |   |   |   |   |   |
|---|---|---|---|---|---|
| A | A | B | - | C | 0 |
| B | A | B | B | D | 1 |
| - | - | B | - | C | 1 |
| C | A | D | E | F | 1 |




More dimensions can be introduced to name more states and prevent invalid transitions




D=1  
2 transitions



D=2  
8 transition



D=3  
24 transitions




It's a cube basically


# More on Hazards

Hazards can be static or dynamic. They should be avoided!


## Static Hazards



When transferring between states where the output is meant to be constant, it glitches.




$f(x_1, x_2 + \bar{x}_1, x_3)$   
in the 111  $\rightarrow$  110 transition the inverter causes a delay from when p turns off to when q turns on. Causing a glitch.




Hazard free 😊

Hence to avoid static Hazards, all adjacent 1s in the K-map must be covered beware of packman adjacent ones.




Pink circles avoid Hazards



## Dynamic Hazard



Dynamic hazards occur when switching states to a state with different output and the output changes more than once



These occur in multi-level circuits as gate transitions happen at different times and speed.

How to fix?




Create a 2 level circuit with one AND and one OR level.

## Glitches

There are also glitches that are NOT Hazards.

| Present state<br>$x_2 x_1$ | next state<br>$x_2 x_1$ | output |
|----------------------------|-------------------------|--------|
| 00                         | 01                      | 1      |
| 01                         | 01                      | 0      |
| 11                         | 10                      | 1      |
| 10                         | 10                      | 0      |



As the input  $x$  goes to 1 from 0 or vice versa, the circuit goes through unstable states with different outputs causing a glitch. This is not a hazard, and may be intentional.



# Module 4 (chapter 5)




## Arithmetic Circuits

### 1 bit adders





| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0   | 0     |
| 0 | 1 | 1   | 0     |
| 1 | 0 | 1   | 0     |
| 1 | 1 | 0   | 1     |

$S = A \oplus B$   
 $C = AB$




| A | B | C <sub>in</sub> | S | C <sub>out</sub> |
|---|---|-----------------|---|------------------|
| 0 | 0 | 0               | 0 | 0                |
| 0 | 0 | 1               | 1 | 0                |
| 0 | 1 | 0               | 1 | 0                |
| 0 | 1 | 1               | 0 | 1                |
| 1 | 0 | 0               | 1 | 0                |
| 1 | 0 | 1               | 0 | 1                |
| 1 | 1 | 0               | 0 | 1                |
| 1 | 1 | 1               | 1 | 1                |

$S = A \oplus B \oplus C_{in}$   
 $C_{out} = AB + AC_{in} + BC_{in}$



A full adder can also be constructed from two half adders and an or gate.




### Multibit Adder

3 types:

- Ripple carry slow
- Carry lookahead fast
- Carry select inbetween


#### Ripple carry:



The carry needs to propagate through every single one of the 32 full adders and that takes a lot of time. Hence it is slow. The only positive is that it is easy to build and does not require a lot of gates.


$t = N \cdot t_{full\ adder}$  (Number of bits)

#### Carry lookahead:



Each block directly computes Cout so that less calculation is done sequentially.

#### Carry select adder:



Calculates parts of the addition in parallel ahead of time for carry in. Equal to both 1 and 0 and feeds C<sub>in</sub> into a mux to decide between the two.


$t = t_{pg} + t_{pg\_block} + (N \cdot K^{+1}) t_{AND\_OR}$

# Subtractor




$A - B = A + (-B)$   
 So write B as  $-B$   
 by taking two's  
 complement by inverting  
 each bit and adding  
 one (done through the carry)


# Adder and subtractor



## Comparator: equal



## Comparator: less than




## Zero




## ALU (arithmetic logic unit)

|             |    |
|-------------|----|
| Add         | 00 |
| Subtract    | 01 |
| Bitwise AND | 10 |
| Bitwise OR  | 11 |



## ALU flags:


- N - Negative result
  - Z - Result is zero
  - C - Positive Carry out
  - V - Adder overflow
- 0 is to similar to zero the number*



# Counter


A synchronous circuit that increments by one each rising edge.

000 → 001 → 010 → 011 → ...



# Shift Register


Shifts all bits to left or right every clock rising edge. (can be used as a serial to parallel converter)



Sin determines what is filled  
Sout takes the value what comes out.

# Shift Register w/ Parallel Load

Load = 1 acts as normal N-bit register  
Load = 0 acts as a Shift register



# Different Bit Shift


## Logical shift:

When shifting the new bits are filled with zeros.

$$11001 \gg 2 = 00110$$

two new zeros

(shift amount) shift 2



## Arithmetic shift:


Right shift copies MSB, Left shift is the same as logical.

$$11001 \gg 2 = 11110$$

MSB 11110

$$11001 \ll 2 = 00100$$

zeros



## Rotator:

Rotates MSB to LSB. quite easy

$$11001 \gg 2 = 01110$$

01110

$$11001 \ll 2 = 00111$$

00111

# Binary multiplication

Multiplying with  $2^N$  is equivalent to a shift by  $N$ .

$$5 \cdot 2^3 = 40$$

$$101 \cdot 1000 = 101000$$

Hence binary multiplication is the sum of multiplications of two.

$$\begin{array}{r} 230 \\ \times 42 \\ \hline 460 \\ 920 \\ \hline 9660 \end{array}$$

$$\begin{array}{r} 0101 \\ \times 0111 \\ \hline 101 \\ 101 \\ 101 \\ 001 \\ \hline 100011 \end{array}$$


# Binary division

Continuously subtract  $2^N$  denominator from the numerator until the remainder is less than the numerator.


$$101101 \div 011 = 1111$$

$$\begin{array}{r} 1111 \text{ quotient} \\ 11 \overline{) 101101} \\ \underline{11} \phantom{01} \\ 10101 \\ \underline{11} \phantom{01} \\ 1001 \\ \underline{11} \phantom{01} \\ 11 \\ \underline{11} \\ \text{Remainder} \end{array}$$

4x4 multiplier



It's kinda complicated....



Basically it uses a lot of these



# Representing fractions in binary

## Fixed point:

Add an imaginary comma between numbers.

$$\begin{array}{r}
 2^2 = 4 \\
 2^1 = 2 \\
 2^0 = 1 \\
 2^{-1} = .5 \\
 2^{-2} = .25 \\
 2^{-3} = .125 \\
 \hline
 = 6.875
 \end{array}$$

This cannot represent all fractions, but can come close. Addition happens as you expect it to.


## floating point:

Similar to scientific notation, but in the form

$$1.0110 \times 2^{127}$$

In general

$$\begin{array}{l}
 + M \times 2^E \\
 \text{sign} \quad \text{exponent}
 \end{array}$$



## special cases

| Number    | S | E    | M           |
|-----------|---|------|-------------|
| 0         | X | 0000 | 00000000... |
| $-\infty$ | 0 | 1111 | 00000000... |
| $+\infty$ | 1 | 1111 | 00000000... |
| NaN       | X | 1111 | Not zero    |

## Float to Decimal

1) Convert to binary  
 $116_{10} = 1110100_2 = m$  *don't confuse M with m*

2) Find exponent

$$\begin{array}{r}
 1110100 \\
 \underline{634321} \\
 \Rightarrow e = 6
 \end{array}$$

*don't confuse e with E*

3) fill in the binary float:

S = 0 if +, S = 1 if -  
 $\Rightarrow S = 0$

E is normalized to 127

So  $E = e + 127$

$$\Rightarrow E = 127 + 6 = 133 = 10000101$$

M the first 1 of m is implied so it is not included. And m is shifted left until M has 23 digits

$$\Rightarrow M = m_{5:0} \ll 17$$

$$M = 11010000000000000000000$$

$$\Rightarrow 116 = 0 \underbrace{10000101}_{E} \underbrace{11010000000000000000000}_{M}$$

## float addition:

- 1) extract exponent and fraction bits
- 2) Prepend 1 to mantissa
- 3) compare exponent
- 4) Shift mantissa of smaller exponent if needed
- 5) add mantissa.
- 6) normalize mantissa
- 7) Round result
- 8) assemble float point

## float multiplication

$$a = a_{frac} \cdot 2^{a_{exp}}$$

$$b = b_{frac} \cdot 2^{b_{exp}}$$

$$c = ab$$

$$= a_{frac} \cdot b_{frac} \cdot 2^{a_{exp} + b_{exp}}$$

## Rounding

floats can only represent some of the numbers, hence rounding is needed.

there is:

Down

Up

toward zero

to nearest.