


IL 2206 Embedded Systems

Development

Embedded systems are developed for a single task whose functionality will never change. Criterios:

- Design cost
- time - to - market
- Real time
- optimized
- Safety
- Small overhead
- Power efficiency

As you lower the abstractions from model to implementation,
the design space becomes smaller.



Microprocessor



Cheap & generalized hardware
Programmed in C.

RISC & CISK

Instructions are usually 4 Bytes

Big Endianess

Most significant byte is placed first and least significant placed last.
0x01020304



Processor Pipeline

Since the processor has multiple steps that are executed sequentially, a staggered execution of multiple steps is possible. Using an n-staged pipeline.

This requires the entire pipeline to be flushed when a branch is made.

Von Neumann

Single memory for both instructions and data.

Harvard

Two different memories, one for data, one for instructions. Makes execution more parallel


Small Endianess

Least Significant byte is placed first and most significant is placed last.

0x01020304

3 stage pipeline


fetch, decode, execute



Things done at the same time

SRAM & DRAM

Sram is faster but more expensive
 Sram is built with 6 transistors, while
 DRAM is built with a transistor and capacitor
 and is slower. DRAM also needs to be
 Periodically refreshed.




Cache Memory

A small but fast memory close to the processor that contains a copy of the content in main memory that is used most frequently. (See spatial and temporal locality)


$$\text{Hit rate} := \frac{\text{Hits}}{\text{Requests}}$$

Access time	50-70 ns	0.5-5 ns
Cost / GB	100-200 \$	4000-10000 \$


Harddisk < SSD < DRAM < SRAM < Cache Registers



- Cache hit: required memory is in the cache
- Cache miss: required memory is not in the cache
- Working set: set of locations used by program in an interval of time.
- Compulsory miss: location that has never been accessed before.
- Capacity miss: working set is too large.
- Conflict miss: two locations in working set are mapped to the same entry



Direct Mapped Cache



Each line contains status bit, tag and block.

Status Bit: Indicates if a line is valid, invalid or dirty.

Tag: Keeps track of exactly which block that is in the cache.
 The same block always gets the same line.


Cache Line = Block number % Number of lines

Block: 16 bytes of data copied from main memory.

2-Way Set-Associative Cache

Instead of directly mapped cache, the cache is expanded horizontally in order to prevent excessive conflict misses. This is more flexible but comes at the cost of having to look in both locations for the data.

Every time data is loaded both ways need to be checked. However it can be done in parallel.



N-Way Set associative Cache

- Increasing the number of ways in the cache can progressively be done until eventually the cache is fully associative. At which point the exact data needed can be put in the cache without conflict misses. For this to work effectively lots of hardware is required so it can only be justified for small caches.

Write-through & Write-back

- Write-through always writes back to main memory when the cache is modified. This is slow, and requires a valid (V) and invalid (I) bit for each line. All caches are invalid at system start.

Write-back only writes the cache back to main memory when the block is removed from the cache. This requires a modified (M) dirty status bit.


Block Replacement

When a conflict occurs blocks can be replaced based on a few factors. Most used one:

- Random: replace random block
- Least Recently Used: Replace oldest


Scratchpad

Caches give bad estimate for worst case execution time (WCET). In this way a scratchpad memory gives worse average performance but better WCET. Scratchpad works by dividing the address space between fast and main memory and the designer must make sure to put frequently used address in the fast memory.



Memory Mapped I/O

A system needs to communicate with the environment. This is done with I/O. Memory mapped I/O have certain addresses that interact with peripheral devices.



Busy-Wait & Interrupts

Continuously checks in software if the I/O state changes.

```

while(button not pressed)
{
    do nothing
}
    
```


The processor is wasting time while button is not pressed

The processor gets notified when a state change occurs. The processor can do whatever until an interrupt occurs and the interrupt service routine occurs and takes over. Afterwards the original program + program counter are restored.

Peripheral has registers that can be read and written to. They are selected based on the address and chip select signal. The data is transferred over the regular bus.

Network on Chip

Each device is considered as a separate device and can communicate in parallel using a network-like protocol.



The BUS

A shared communication link that is easily implemented.

Communication uses a serialised format, where only one device can write to the bus at the same time, while multiple devices can read at the same time.

Synchronous Bus

A bus that is synchronous requires a clock signal for data to be sent. Requires little extra logic and can run fast. However devices must share the same clock. This can result in clock-skew for large systems. Has CLK, READ, ADR, DATA

Asynchronous Bus

Does not use a clock but a handshake is performed instead.

- controller writes address and activates READ
- target activates DATA and ACK
- controller deactivates READ when done reading
- target deactivates ACK when it has READ, ADR, DATA, ACK

Bus Arbitration


In order to prevent multiple messages being sent at the same time. A bus controller devices which targets may access the bus.

This balances two factors, Priority & fairness.

Weak fairness: Any request will eventually be served.


Strong fairness: everything shares the bus equally.

Weighted Strong fairness: Each device has a weight and gets access proportionally to it.




Target-Side Arbitration

Use multiple Arbiters when you have many targets. This allows for simultaneous access to different targets, greatly improving performance.



Real Time Systems

A system that works on a timely basis is a realtime System. This can be modeled with schedules



Phase I: Time from start of system until first task is launched.

Period T: How often a task is launched.

Deadline D: Time until a task is required to be finished.

Hard: Missed deadline has catastrophic consequences


Firm: Results produced after deadline are useless.

Soft: Late results are useful but cause performance degradation

Concurrency & Parallelism

Concurrency is what appears as parallel execution, but in reality a single execution is consistently swapped between different jobs.

Parallelism requires extra hardware and actually carries out multiple calculations at the same time.



Semaphore

Has two values v and L . v is a natural number that is initialized to $v \geq 0$. L is a list of blocked tasks.

Pend

```

if S.V > 0 {
  S.V --
} else {
  S.L += p
  P.state = Blocked
}
  
```

Post

```


if S.L == φ {
  S.V ++
} else {
  q = S.L.pop();
  q.state = Ready
}
  
```

Message Queues

A task can wait for a message to be sent to a specific queue and in that time yield its execution and then be scheduled once the message is received.

Soft Timer

Two types, Periodic & One shot.
 Combination of soft- and hardware
 Usually is used to signal
 Semaphores periodically.



Real Time System Model

Three parts, workload, Resources and Scheduler.

Important terminology:

task: T_i
 Job: $R_{i,k}$
 Period: T_i

Computation timer execution time: C_i
 Phase: ϕ_i

Release/arrival time: r_i/a_i

Absolute deadline: d_i $d_i = \phi + r + D$

Relative deadline: D_i

Start time: s_i

Finish time: $f_{i,k}$

Response time: $R_{i,k}$

Lateness: $L_{i,k}$

Tardiness: $E_{i,k}$

$$R_{i,k} = f_{i,k} - r_{i,k}$$

$$L_{i,k} = f_{i,k} - d_{i,k}$$

$$\max(L_{i,k}, 0)$$

Periodic task T_i

$$T_i = (\phi_i, T_i, C_i, D_i)$$

ϕ = Phase (default = 0)

T = Period

C = execution time

D = Deadline (default $= T$)

Scheduling Algorithms

Decides when a task runs,
 Static Scheduling occurs at completion time
 while dynamic scheduling occurs at
 Runtime. A feasible schedule is a schedule
 where all constraints are met. An optimal
 scheduler will always produce a feasible
 schedule if it exists.

Basic realtime model:

$$T_i = (T_i, C_i)$$

Tasks are released periodically

$$T_i = D_i \quad \phi = 0$$

All jobs must complete
 before their deadline.

Tasks can always be preempted
 No dependency between tasks

Context switch time
 Single thread processor

Rate-Monotonic Scheduler

Higher Priority based on how short your period is. The task that is ready with the highest priority will always be scheduled. RM scheduling sometimes fails to find feasible schedules, and is thus not an optimal scheduler.

Earliest Deadline First

Instead of having static priorities EDF gives the highest priority to the task with the earliest deadline at any given time. The scheduler itself requires more computation and information about the tasks.

Schedulable Utilization

Utilization of a task set is the sum of the utilization of each task. A scheduler can schedule any task set if the utilization is less or equal to the schedulable utilization $U_{alg.}$ of that algorithm.

If the density of a set of tasks is less than 1, there is a feasible schedule for the tasks.

For RMS if utilization is less than or equal to $U_{RM}(n) = n(2^{\frac{1}{n}} - 1)$

$$n \rightarrow \infty \Rightarrow U_{RM} = \ln(2) = 0.693$$

Hyperperiod

Hyperperiod is the lowest common multiple of all periods.

$$H = LCM(T_1, T_2, \dots, T_N)$$

If a schedule can be made for one entire hyperperiod, the schedule is feasible.

Optimality of EDF

EDF is optimal if preemption is allowed, jobs do not compete for resources.

$$\text{Utilization}(T_i) = u_i = \frac{C_i}{T_i}$$

$$\text{Utilization} = U = \sum_{i=1}^n u_i$$

$$U \geq 1 \Rightarrow \text{infeasible}$$

$$\text{Density}(T_i) = \delta = \frac{C_i}{\min(D_i, T_i)}$$

$$\Delta = \sum S_i$$

← USE if there is a deadline that is less than the period

Critical Instance

For a fixed priority system the critical instance of a task T_i occurs when one of its jobs is released at the same time as a job in every higher priority task.

Time Demand Analysis

Analyses the time demand for all tasks at their critical instance. If $\omega_i(t)$ is less than t for any $t \leq D_j$, all jobs of T_i can complete before its deadline. If the opposite is true that job cannot be completed. If all tasks meet their time demand at their critical instance the taskset Γ is schedulable.

$$\omega_i(t) = C_i + \sum_{k=1}^{i-1} H_k^t C_k \quad \text{for } t \leq T$$

Response Time Analysis

Computed based on response time at the critical instance.

Also has an iterative solution to the response time. Neither of these ways account for:

Low prio jobs blocking high prio jobs

Preemption is always possible

Jobs never suspend themselves

Context switch is zero

Priorities are constant

$$R_i = C_i + I_i$$

↑ interference from other tasks

$$R_i = C_i + \sum_{j=i+1}^n \left\lceil \frac{R_i}{T_j} \right\rceil C_j$$

Priority Inversion

When a low priority task uses a resource that a high priority task wants to use, a deadlock or missed deadlines can happen. This can also cause timing anomalies where a task executing faster may result in worse performance.

Priority Inheritance

When a task blocks another task it inherits the priority of the blocked task to allow for the blocked task to be unblocked quicker.

Hardware/Software Co-Design


Hardware is significantly faster and more efficient than software, however it is less flexible. Combining the two in the following:

Co-Specification: How to write specification that addresses both soft & hardware?

Co-Synthesis: How to generate both hardware & software?

Co-Simulation: How can a system be simulated on multiple layers of abstraction?


Co-Verification: How can a system of both hard and software be verified?



Hardware Accelerator

Hardware is simply faster than software. Critical parts of a system can be speed up by hardware. The memory is often shared between CPU and HA and thus communication overhead needs to be accounted for.

From the equations it is evident that in order to achieve a high speedup, both f and s must be maximized. The same logic also applies on parallelization.



Amdahl's Law

Speedup is defined by

$$S = \frac{C_{old}}{C_{new}}$$

theoretical speedup

$$S_{theo} = \frac{1}{f_{theo}(1-f_{theo}) + \frac{f}{S}}$$

f = fraction of system that benefits from speedup
 S = speedup factor of affected sections

Parallelism


Functions can be executed in parallel if there is no dependency between them, I/O can be overlapped with computation, buffers can be used.

Caches

Parallel Systems make cache coherence more difficult. One strategy is Bus Snooping since all bus transactions can be read and update the cache that way.

Digital Signal Processor

Processes computation intensive applications, in particular multiply and accumulate. Comes in fixed and floating point calculations.



Fixed point

Two's complement with a decimal point. First bit is the sign and the following are the powers of 2^{-n} .

Allowing for numbers between -1 and $1 - 2^{-(n-1)}$.

There is no overflow, just loss.

$$Q_4 \quad 1.1010$$

-1	0.5	0.25	0.125	0.0625
----	-----	------	-------	--------

$$-1 + 0.5 + 0.125 =$$

$$\boxed{-0.375}$$

Floating Point

Consists of:

1 sign bit s

n_e exponent bits

n_m mantissa bits

bias which is predefined

$|s|$ exponent mantissa

IEEE-754 defines 32 bit float as:

$e=8$ $m=23$ bias=127

$$D_{10} = -1 \cdot 1.m \cdot 2^{e-\text{bias}}$$

$$e=2 \quad m=1$$

s	e	m
1	1	0

$$= -1 \cdot 1.5 \cdot 2^{2-1}$$

$$= -1.5$$

IEEE-754
special cases:

e	m	Value
0	0	± 0
255	0	$\pm \infty$
0	not 0	Denormalized
255	not 0	NaN

Float Point Multiplication

- 1) zero check: multiplication with zero is zero ($e=0, m=0$)
- 2) add exponents: with $e = e_a + e_b + \text{bias}$
- 3) multiplication: multiply significands while taking sign into account
- 4) normalize and round: The significand must be shifted so leftmost bit is one. Significand might need to be rounded.

Float vs Fixed

Float has a larger range but also has rounding errors


Floating Point Addition

- 1) zero check
- 2) Align significands the exponents are equal.
- 3) add significand, taking sign into account.
- 4) normalize resulting significand so that the leftmost bit is one.

Program Analysis

Data flow & control graph
extracts how data depends
on each other and visualizes
how execution can be handled


$$\begin{aligned} r &= a + b \\ u &= e + f \\ s &= a * c \\ t &= g + s \\ w &= r + s \end{aligned}$$



Compiler Optimization

Looking at the controlflow
the compiler can make
the code faster, or smaller
depending on its settings.

$i = 0$
while $i \leq 3$
 function();
 $i++$



Inlining

Instead of using a
function call, the
code of the function
can be directly inserted

```
fact(x, y, z) {
    return x+y+z
}
```

Loop Unrolling

instead of a loop
the code can just
be repeated.

```
for(x=0; x<3; x++) {
    func();
}
```

loop fusion

Combining two loops
into one.

```
for x in 0...3
    fn1()
for y in 0...3
    fn2()
```

Registers

Reorder code
so that register
usage is smaller.

Platform Optimization

Some equivalent functions
are faster on some
platforms.

$$a \cdot 8 = a \ll 3$$

GNU

has the following
Compiler flags

- O optimise Lvl 1
- O2 optimise LVL 2
includes space tradeoff
- O3 optimizes Lvl 3

-fO make debugging
easier

-Os optimize for
size

